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Abstract—Adjustable Speed Drives (ASDs) based on double-
stage conversion systems may inject interharmonics distortion
into the grid, other than the well-known characteristic harmonic
components. The problems created by interharmonics make
it necessary to find their precise sources, and, to adopt an
appropriate strategy for minimizing their effects. This paper in-
vestigates the ASD′s input current interharmonic sources caused
by applying symmetrical regularly sampled fixed-frequency mod-
ulation techniques on the inverter. The interharmonics generation
process is precisely formulated and comparative results of dif-
ferent fixed-frequency modulation techniques are presented to
evaluate the drive input current interharmonic components. The
theoretical analysis and simulation studies are validated with
experimental results on a 2.2 kW motor drive system.
I. INTRODUCTION
Adjustable speed drives based on double-stage conversion
systems are considered as one of the major sources of inter-
harmonics in the grid, other than the well-known characteristic
harmonics [1]. Fig. 1 illustrates the typical block diagram
of a double-stage voltage source inverter-fed ASD, where
a three-phase front-end diode rectifier is connected back-to-
back to a rear-end inverter sharing a common DC link. With
connecting two systems running at separate frequencies, the
ASD operation can result in interharmonic distortions at both
terminals via interactions between the associated harmonics.
Interharmonics are spectral components of voltages or cur-
rents, which are not multiple integer of the fundamental supply
frequency [2]. Although small in magnitude, interharmonics
may cause their own unique problems as well as those in
common with the harmonic distortions [3], [4]. The problems
mainly have roots in the interharmonic characteristics, where
they can spread at a wide range in the frequency spectrum.
Light flicker, sideband torques on the motor/generator shaft,
interference with control and protection signals, dormant res-
onance excitations are some of the most significant negative
effects caused by interharmonic distortions [5]–[8].
Over the years, many investigations have been dedicated
to interharmonics issue, mainly by considering their origins,
negative effects on the power supply, accurate detections
and identification methods [9]–[19]. Moreover, the accurate
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Fig. 1. Equivalent circuit diagram of a typical adjustable-speed drive for
system analysis with an Induction Motor (IM).
modeling of the ASD for interaction analysis of interharmonics
has initiated several studies [20]–[22]. The ASD interharmonic
analyses at the presence of the output currents imbalance,
and also, the unbalanced supply side voltages have been
investigated in [8], [23]. In addition to the above-mentioned
studies, the authors in [24], [25] proposed active compensation
methods in order to reduce the drive input current interharmon-
ics at the presence of load currents imbalance.
Interharmonics are usually smaller than the characteristic
harmonics and this is why less attention has been devoted
to them compared with harmonics issue. But with the rapid
growth of power electronic applications, and consequently
increasing the interharmonics distortion in the grid, special
concerns have been raised to define limitations for interhar-
monics in respect to their frequencies and amplitudes.
Besides several investigations done so far related to interhar-
monics, a precise mapping of their origins in ASD applications
has always been a challenging issue. This mapping should
cover all the operating points of the ASD. Prediction of the
drive input current interharmonic frequencies corresponding
with a specific operating condition of ASD can prevent un-
desirable interference with control and protection signals in
the power system. With knowing the interharmonics frequen-
cies, the potential dormant resonance excitations can also be
avoided.
The authors in [26] have evaluated the interharmonics
generation process in ASDs, where a naturally sampled Si-
nusoidal Pulse Width Modulation (SPWM) technique with
(a) 
(b) 
–Gate  
   Signal 
–Modulation 
   Index 
–Carrier 
   Signal 
Fig. 2. (a) Symmetrical naturally sampling modulation technique, (b) Switch-
ing pulse train for inverter.
low switching frequency has been considered for the inverter
operation. Introducing proper definitions for the input side, the
DC link and the output side harmonics and interharmonics can
make it useful for understanding the harmonics interactions
and consequently the associated interharmonics.
In this paper, a general analysis is proposed to find the
ASD′s input current interharmonic components caused by
applying symmetrical regularly sampled fixed-frequency mod-
ulation techniques on the inverter. The Space Vector Mod-
ulation (SVM) and Discontinuous Pulse Width Modulation-
30 degree lagging clamp (DPWM2) are investigated as the
most commonly used modulation techniques in motor drive
applications. The reference is made to ideal supply conditions
in order to only evaluate those interharmonics generated by
the interaction between the front-end diode rectifier and the
rear-end inverter.
First, the harmonics transfer from the inverter output side to
the rectifier input side, which leads to the drive input current
interharmonic components is comprehensively formulated in
Section II. As a result, the drive input current interhar-
monic frequencies can precisely be obtained. Thereafter in
Section III, a comparative evaluation addresses the results
obtained for the symmetrical regularly sampled SVM and
DPWM2 techniques. Although the interharmonics amplitude
estimation is so complicated due to uncertainties in the system,
the obtained results indicate that the DPWM2 may not be
suitable choice of modulation from an interharmonics point of
view. Finally, the theoretical analysis and simulation studies
are validated with experimental results performed on a 2.2 kW
ASD.
II. INTERHARMONICS GENERATION PROCESS
In a double-stage voltage source inverter fed ASD, shown
in Fig. 1, the input three-phase AC voltages are rectified first
by the diode rectifier to provide a DC voltage for powering
the inverter. The DC link is made up of a capacitor and two
inductors to make a smoother voltage and current at the DC
stage. The inverter then converts the DC voltage to a set
of three-phase balanced voltages for driving the motor. The
fundamental frequency of the inverter is determined by the
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Fig. 3. (a) Symmetrical regular sampling modulation technique, (b) Switching
pulse train for inverter.
demanded motor speed, which typically is not the same as the
grid frequency.
A. Harmonic Transfer at Inverter Level
Referring to Fig. 1, in a two-level pulse width modulation
strategy, the inverter output pulse trains are generated by
comparing two independent periodic signals; a low-frequency
reference signal against a high frequency carrier signal. Fig. 2
illustrates the symmetrical naturally sampled PWM technique,
where the intersections between the reference sinusoid and
the triangle carrier determine the switching pulse edges. The
resultant pulsating voltages (which are periodic with respect
to the modulated and the modulating signals) harmonic com-
ponents can be obtained by using the double Fourier integral
approach. As a result of this evaluation, the pulsating output
voltages vx (x = u, v, w) are composed of a DC offset,
baseband harmonics (simple harmonics of the fundamental
output frequency fo), harmonics of the carrier frequency fc,
and carrier sidebands located around the carrier components
[27], and they can generally be represented as
vx(t) =
A00
2 +
∞∑
n=1
[A0n cos(n[wot− p 2π3 ])
+B0n sin(n[wot− p 2π3 ])]
+
∞∑
m=1
∞∑
n=−∞
[Amn cos(mwct+ n[wot− p 2π3 ])
+Bmn sin(mwct+ n[wot− p 2π3 ])]
(1)
where the carrier index and the baseband index variables
are notated as m and n, respectively. The fundamental and
carrier angular frequencies are also presented as wo and wc,
respectively. The p values are 0, 1 and -1 with respect to the
output phases u, v and w. The harmonic coefficients Amn and
Bmn, which are defined by a double Fourier integral, can be
evaluated in accordance with the selected modulation strategy.
The hth harmonic component is also defined in terms of m
and n, and it is given as
h = m(
wc
wo
) + n (2)
In practical applications, it is difficult to implement the
naturally sampled PWM in a digital modulation system. Con-
sequently, the regularly sampled modulation technique has
been widely applied instead of the previous method, due to the
simplicity of its implementation. In accordance to the regularly
sampled PWM strategy, the reference waveform is sampled
and kept constant during each carrier interval, and then, it
is compared with the triangle carrier waveform, as shown in
Fig. 3.
Regarding the Induction Motor (IM) as a highly inductive
load, the three-phase AC output currents ix (x = u, v, w) are
assumed to be sinusoidal and they are given as
iu(t) = Io cos(wot+ θ) (3)
iv(t) = Io cos(wot+ θ − 2π
3
) (4)
iw(t) = Io cos(wot+ θ +
2π
3
) (5)
with Io and θ stated as the amplitude of the output currents and
a displacement factor, respectively. Assuming that the inverter
does not dissipate or generate power, under balanced load
condition, the DC-link inverter-side current can be written as
iinv(t) =
1
Vdc
[vu(t) · iu(t) + vv(t) · iv(t) + vw(t) · iw(t)] (6)
where Vdc represents the DC value of the DC-link voltage.
The time-domain expression given in (6) can be applied to
obtain the DC-link harmonic components caused by the rear-
end inverter operation. It should be noted that the vx/Vdc (x =
u, v, w) terms in (6) are usually referred to as inverter switch-
ing functions.
Here, in order to identify the interharmonics sources, the
effects of baseband and carrier group harmonics have been
studied separately. Substituting the baseband harmonic com-
ponents (first summation in (1)) and (3)-(5) into (6), the
corresponding DC-link oscillations iinv−b can be written as
(7). It is worth to mention that, in respect to the applied
symmetrical regularly sampled modulation techniques, the
baseband harmonics coefficients A0n and B0n are potentially
existing for all values of n. However, further investigations of
(7) show that only the triple multiples of the output frequency
wo will be transferred to the DC link under balanced condition.
Thus, the contribution of baseband harmonic components on
the DC-link oscillation fhdc−b can generally be presented as
fhdc−b = 3 · k · fo , k = 1, 2, 3, ... (8)
In respect to (8) it should be mentioned that the odd triple
multiples of the output frequency (i.e. 3fo, 9fo, ...) are caused
by the corresponding even order baseband harmonics of the
output frequency (i.e. {2th, 4th}, {8th, 10th}, ...), and, the
even triple multiples (i.e. 6fo, 12fo, ...) are generated by
the associated odd order baseband harmonics of the output
frequency(i.e. {5th, 7th}, {11th, 13th}, ...).
The effects of the carrier sideband harmonic components
of the pulsating output voltage on the DC-link oscillations
can be evaluated by the same procedure. With substitution
of the carrier sideband harmonics (double summation in (1))
and (3)-(5) into (6), the associated DC-link oscillations iinv−s
can be obtained as (9). With a precise inspection of (9), it
can be concluded that although the output pulsating voltage
contains all sideband carrier harmonics corresponding with
the values of m and n, the DC-link inverter-side current
only inherits oscillations with the frequencies of the carrier
harmonic components, and their differences from the triple
multiple of the fundamental frequency wo. Consequently, the
contributions of the carrier sideband harmonics on the DC-link
oscillation fhdc−s can be given as
fhdc−s = {(m · fc) , (m · fc ± 3 · k · fo)} , k = 1, 2, 3, ...
(10)
Regarding the DC-link oscillation frequencies in (10), it is
worthwhile noting that the first carrier sidebands produce the
carrier frequency oscillations at the DC-link. Moreover, the
odd triplen sidebands of fhdc−s (i.e. (m·fc)−3fo, (m·fc)−9fo,
...) are caused by the corresponding even order sidebands of the
output voltages (with the sets of n as {−2,−4}, {−8,−10},
...), and, the even triplen sidebands (i.e. (m · fc) − 6fo, (m ·
iinv−b(t) =
∞∑
n=1
[A0nIo2Vdc [cos((n+ 1)wot+ θ) + cos((n− 1)wot− θ)
+ cos((n+ 1)wot+ θ − (n+ 1) 2π3 ) + cos((n− 1)wot− θ − (n− 1) 2π3 )
+ cos((n+ 1)wot+ θ + (n+ 1)
2π
3 ) + cos((n− 1)wot− θ + (n− 1) 2π3 )]
+B0nIo2Vdc [sin((n+ 1)wot+ θ) + sin((n− 1)wot− θ)
+ sin((n+ 1)wot+ θ − (n+ 1) 2π3 ) + sin((n− 1)wot− θ − (n− 1) 2π3 )
+ sin((n+ 1)wot+ θ + (n+ 1)
2π
3 ) + sin((n− 1)wot− θ + (n− 1) 2π3 )]]
(7)
iinv−s(t) =
∞∑
m=1
∞∑
n=−∞
AmnIo
2Vdc
[cos(mwct+ (n+ 1)wot+ θ) + cos(mwct+ (n− 1)wot− θ)
+ cos(mwct+ (n+ 1)wot+ θ − (n+ 1) 2π3 ) + cos(mwct+ (n− 1)wot− θ − (n− 1) 2π3 )
+ cos(mwct+ (n+ 1)wot+ θ + (n+ 1)
2π
3 ) + cos(mwct+ (n− 1)wot− θ + (n− 1) 2π3 )]
+BmnIo2Vdc [sin(mwct+ (n+ 1)wot+ θ) + sin(mwct+ (n− 1)wot− θ)
+ sin(mwct+ (n+ 1)wot+ θ − (n+ 1) 2π3 ) + sin(mwct+ (n− 1)wot− θ − (n− 1) 2π3 )
+ sin(mwct+ (n+ 1)wot+ θ + (n+ 1)
2π
3 ) + sin(mwct+ (n− 1)wot− θ + (n− 1) 2π3 )]
(9)
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Fig. 4. The inverter switching frequency and the corresponding modulation
ratio at different output frequency fo variation range.
fc)−12fo, ...) are produced by the related odd order sideband
carriers of the output voltages (with the sets of n as {−5,−7},
{−11,−13}, ...).
The general expression for the DC-link inverter-side current
oscillations, inherited from the switching operation of the
inverter can then be obtained with combining (8), and (10)
and it can be written as
fhdc = {fhdc−b , fhdc−s} (11)
B. Harmonic Transfer at Rectifier Level
The DC-link inverter-side current oscillations, after flow-
ing through the DC link stage, will be multiplied by
the well-known six-pulse diode rectifier switching functions
{Sa(t), Sb(t), Sc(t)}, defined in (12)-(14),
Sa(t) = 2
√
3/π[cos(wgt)− 1/5 cos(5wgt)
+1/7 cos(7wgt) − 1/11 cos(11wgt) + ...] (12)
Sb(t) = Sa(t− T/3) (13)
Sc(t) = Sa(t+ T/3) (14)
where the grid voltage fundamental period and the angular
frequency are notated as T and wg .
The modulation between the DC-link harmonics, caused by
inverter operation, and the rectifier switching functions results
in the input current interharmonic frequencies, and can be
expressed as
fih =
∣
∣[6 · (v − 1)± 1] · fg ± fhdc
∣
∣ v = 1, 2, 3, ... (15)
with fg stated as the input voltage fundamental frequency.
Fig. 4 illustrates the selected modulation strategy for the
inverter, where the switching frequency is considered a con-
stant value of 5 kHz during the output frequency fo variations
from 5 Hz to 50 Hz. The drive input current interharmonic
locations, obtained using (15), are plotted in Fig. 5, only for
the output frequency fo range of 30 Hz to 50 Hz. It should
be noted that, for plotting Fig. 5, the interactions between the
three significant AC side harmonics (with v = 1, 2 in (15))
and the following DC-link harmonics have been considered:
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Fig. 5. ASD input current ia interharmonics frequency location with respect
to output frequency f0 variations, by using (15).
• the DC-link harmonics below 400 Hz caused by output-
side baseband harmonics
• the DC-link harmonics below 300 Hz caused by the first
carrier group sidebands
• the DC-link harmonics below 300 Hz caused by the
second carrier group sidebands
As it can be observed in Fig. 5, the drive input current interhar-
monics change their locations with respect to output frequency
variations. Most interharmonics overlaps occur at the output
frequencies of 33 Hz and 50 Hz, where the interharmonics
accommodate at the input side harmonic frequencies and very
close to them.
III. SIMULATION AND LABORATORY TEST RESULTS
The calculation presented in Section II was a general
evaluation of the drive input-side current interharmonics with
respect to output frequency variations, when a symmetrical
regularly sampled modulation strategy is adopted. This strat-
egy is normally implemented in a fixed-frequency modulation
technique. To validate the accuracy of the theoretical analysis,
a set of simulation and experimental tests were considered
based on the adjustable speed drive system shown in Fig. 1
with the parameter values listed in Table I. In this investigation,
the most common modulation techniques in ASDs (i.e. SVM
and DPWM2) were evaluated in terms of the drive input
current interharmonics.
TABLE I
Simulation and Experimental Parameters Values.
Symbol Parameter Value
va,b,c Grid phase voltage 225 Vrms
fg Grid frequency 50 Hz
Ldc, Rdc DC link inductor & resistor 8 mH , 360 mΩ
Cdc, Rc DC Link Capacitor & Resistor 125 μF & 500 mΩ
fsw Inverter switching frequency 5 kHz
vLL Induction motor rated voltage 380 Vrms
PIM Induction motor rated power 2.2 kW
Induction Motor 
PMSM Machine 
Danfoss 
Inverters 
1103 dSPACE 
LEM Sensors 
Fig. 6. Laboratory setup for experimental verification.
Fig. 6 shows the employed experimental setup using two
Danfoss inverters rated at 2.2 kW and 10 kW. Moreover,
a California MX30 three-phase grid simulator was used to
remove the potential grid background distortion. The induction
motor is controlled with a constant Voltage-to-Frequency (V/F)
strategy using a 2.2 kW inverter, and, the load torque was
implemented by controlling a Permanent Magnet Synchronous
Machine (PMSM) coupled with the induction motor via a
10 kW inverter. The control algorithm was executed on a
dSPACE1103 real-time platform.
A. SVM Modulation Technique
The space vector modulation technique is an advanced,
computation-intensive and arguably the best among all PWM
strategies for adjustable speed drive applications, where the
neutral point of the load is normally isolated. This method
considers the interaction of the inverter output phases and
optimizes the harmonic content of the three-phase induction
motor. In this respect, the ASDs interharmonic components,
when a SVM modulation technique is implemented on the
inverter, can be subjected to further investigation.
The phase-u reference waveform for applying the space vec-
tor modulation is drawn in Fig. 7. By applying a (V/F) control
strategy and also considering the drive operating condition, the
 Reference space vector angle (degree) 
M
ag
ni
tu
de
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.u
.) 
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Fig. 7. Phase-u reference waveform for SVM scheme with modulation index
M=0.818. The induction motor is controlled with V/F technique at the output
frequency fo= 40 Hz.
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Fig. 8. The simulated ASD input current ia, when the induction motor is
operating at the output frequency fo= 40 Hz and with a load torque value of
12 Nm using SVM.
modulation index M will be close to 0.818, when the motor is
working at the output frequency of 40 Hz. The simulated drive
input current ia waveform is illustrated in Fig. 8, where the
SVM modulation technique has been selected as the rear-end
inverter switching strategy. The input current ia interharmonic
components obtained using the MATLAB simulation and
experimental results are shown in Fig. 9. The interharmonics
frequency mapping, as already shown in Fig. 5, has been
rescaled in Fig. 9(c) for further clarification. An intersection
between the horizontal line at the output frequency fo of 40
Hz with the plotted black points in Fig. 9(c) results in the
corresponding drive input current interharmonic frequencies.
As it can be observed, the interharmonics locations obtained
using the theoretical analysis in (15) are in good agreement
with the MATLAB simulation and experimental results, as
illustrated in Figs. 9(a) and (b).
B. DPWM2 Modulation Technique
The discontinuous pulse width modulation-30 degree lag-
ging clamp (DPWM2) scheme, which clamps the inverter pole
terminals to the positive and negative terminals of the DC link
for a 60◦ interval each in a fundamental period, is shown in
Fig. 10. Since it usually is preferred to avoid the switching
when the current through the devices is near its peak value,
applying the DPWM2 technique can be found suitable for
the applications where the power factor pf is close to 0.866
lagging such as the motor drive application.
Fig. 11 shows the adjustable speed drive input current ia
interharmonics, when the motor is operating at the output
frequency fo of 40 Hz and having a load torque value of
12 Nm, and, a DPWM2 modulation technique is selected for
the inverter operation. Like the SVM modulation technique,
the reference waveform modulation index M for the inverter
operation is close to 0.818 to provide the desired output
voltage fundamental frequency based on the selected (V/F)
control strategy. As it can be seen in Fig. 11, there is a good
agreement between the simulation and experimental results,
and the plotted interharmonic frequencies. It is worth to note
that the presence of two distinctive interharmonic components
at 70 Hz and 170 Hz is due to higher amplitude of the DC-
link third harmonic (of the output frequency) oscillation. As
already discussed in Section II, the DC-link third harmonic
(of the output frequency) oscillation is basically generated by
the second and the fourth order frequency of output voltages.
Generally, addressing the drive input current interharmonics
amplitude is a complicated topic, which needs a very precise
model of interharmonics interactions, when the ASD is work-
ing at different operating conditions. This issue will be more
sophisticated knowing that the interharmonics may usually
have some overlaps at specific frequencies. In the overlap
condition they could easily cancel or intensify each others. But
theoretically, the inverter modulation index M , the switching
frequency fsw and the passive filter components of the drive
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Fig. 9. Drive input current ia interharmonics at the output frequency fo= 40
Hz and load torque value of 12 Nm with applying SVM modulation technique:
(a) Experimental result, (b) Simulation result, and (c) Output frequency versus
estimated interharmonic frequencies using (15).
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Fig. 10. Phase-u reference waveform for DPWM2 scheme with a modulation
index M=0.818. The induction motor is controlled with V/F technique at the
output frequency fo= 40 Hz.
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Fig. 11. Drive input current ia interharmonics at the output frequency fo=
40 Hz and load torque value of 12 Nm with applying DPWM2 modulation
technique: (a) Experimental result, (b) Simulation result, and (c) Output
frequency versus estimated interharmonic frequencies using (15).
will determine which modulation strategy may result in lower
amplitude input current interharmonics in ASDs.
IV. CONCLUSION
In this paper, the adjustable speed drive input current in-
terharmonics generated by double-edge symmetrical regularly
sampled modulation strategies have comprehensively been
analyzed. The investigation has been done at two different
fixed-frequency pulse width modulation techniques (i.e. SVM,
DPWM2). The harmonics transfer from the output side of
the rear-end inverter to the input side of the front-end diode
rectifier, which causes the interharmonics distortion, has been
analyzed with respect to the baseband harmonics and the
carrier sideband harmonics separately. Then, the drive input
current interharmonic frequencies have been plotted using the
proposed analysis. Finally, the results obtained by MATLAB
simulation and experimental tests demonstrate accuracy of the
analytical calculations. The investigations provide a precise
benchmark for estimating the ASD′s input current interhar-
monic frequencies, which help to choose the correct frequency
resolution for the DFT spectrum analysis.
With respect to the interharmonics amplitudes, it has been
shown that applying the DPWM2 modulation technique may
give rise to higher interharmonic amplitudes compared with
the SVM modulation technique, when the ASD is operating
at high switching frequency.
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